This paper presents the design of a VLSI implementation of a real-time video decoder. The video decoder can decode a motion CIF format video sequence from a data rate of 5 kbyte/frame at 30 frames/sec with a Signal-to-noise ratio of 32 dB. It is found that the real-time decoder has a better performance when compared with [2,3,4]. The static decompression part of the decoder is based on the SDIC algorithm. The major advantage of the SDIC algorithm is the hardware simplicity and its VLSI realization. In this paper, the hardware design of the real-time decoder and results will be presented.
|Title of host publication||IEEE Workshop on VLSI Signal Processing, Proceedings|
|Publication status||Published - Oct 1995|
|Event||1995 IEEE Workshop on VLSI Signal Processing - Sakai, Japan|
Duration: 16 Oct 1995 → 18 Oct 1995
|Conference||1995 IEEE Workshop on VLSI Signal Processing|
|Period||16/10/95 → 18/10/95|