Efficient AVS3 Intra Prediction Hardware Design for Real-time Applications

  • Yucheng JIANG
  • , Haifeng GUO
  • , Junhao ZHENG
  • , Jingsheng WANG
  • , Songping MAI

Research output: Book Chapters | Papers in Conference ProceedingsConference paper (refereed)Researchpeer-review

Abstract

a hardware-efficient hybrid greedy CU (coding unit) partition algorithm for AVS3 intra prediction, which has advantages over the traditional regression algorithm on both scheduling complexity and resource consumption, is presented. Compared with the NVidia hardware acceleration of HEVC, the proposed algorithm achieves 21% performance improvement on AI (all-intra) configuration for UHD 4K video encoding.

Original languageEnglish
Title of host publicationProceedings of 2022 IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2022
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages194-195
Number of pages2
ISBN (Electronic)9781665492690
DOIs
Publication statusPublished - 2022
Externally publishedYes
Event2022 IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2022 - Xi'an, China
Duration: 28 Oct 202230 Oct 2022

Conference

Conference2022 IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2022
Country/TerritoryChina
CityXi'an
Period28/10/2230/10/22

Bibliographical note

Publisher Copyright:
© 2022 IEEE.

Funding

This work was supported by the Science, Technology and Innovation Commission of Shenzhen Municipality (WDZC20200820160650001) and Guangdong Province Science and Technology Program (2019B010143003).

Keywords

  • hardware design
  • intra prediction
  • real-time application
  • video coding

Fingerprint

Dive into the research topics of 'Efficient AVS3 Intra Prediction Hardware Design for Real-time Applications'. Together they form a unique fingerprint.

Cite this